Pin electronics test and debug using PXI test station

ثبت نشده
چکیده

One of these testers, a 1980’s vintage logic test system required upgrading due to maintenance and obsolescence issues. The system had 64-Pin Electronics Cards (PEC), each with one Parametric Measurement Unit (PMU) and one functional channel for a total of 64 tester channels. A new PEC, designed by Fairchild with the assistance of students and staff of the University of New Hampshire, needed a tester for debug, verification, and repair. The new PEC uses current industry standard ATE components to replace the older discrete designs. The new PEC design, shown in Figure 1, has four mini (low current ± 40mA) PMUs and one ± 500mA main PMU. The system wide reference levels for VIL, VIH, VOL, VOH, and threshold voltage have been replaced with per pin DACs for these functions, enabling per pin input and output functional levels. The number of functional test channels has also increased from one to four per PEC. This increases the total test channels from 64 to 256. This allows Fairchild to test up to four times more devices in parallel than the older system with better resolution and accuracy without any additional floor space requirements. The only other option would have been to purchase a new ATE tester at a much higher cost per system.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Selecting PXI Architecture for Board (System) Functional Test

Board and System test can be carried out using PXI technology that maximizes the universal nature of Virtual Instrumentation while protecting investment in capital equipment, eliminating the dedicated test equipment that is made obsolete by new product design. With an ever-increasing base of PXI equipment available to the test engineer, selection of form factor should not be made, predicated on...

متن کامل

Test and debug strategy of the PNX8525 NexperiaTM digital video platform system chip

Decreasing feature sizes and increasing customer demand for more functionality have forced design teams to re-use design blocks and application platforms. As a result, re-use of test, design-for-test and design-for-debug for large system chips is becoming increasingly important and increasingly necessary. In this paper, the test and debug features of the Nexperia PNX8525 chip are presented. The...

متن کامل

Inevitable Use of TAP Domains in SOCs

The 1149.1 TAP controller has proven to be an effective test interface for ICs on boards using its standard 4 pin interface (TCK, TMS, TDI, TDO). One of the most important features of the TAP is its Protocol, which provides an easy to follow Plug & Play IC test interface. This Protocol defines and enforces; (1) a Test Reset Mode, (2) a Run/Test Idle Mode, (3) an Instruction Scan Mode, and (4) a...

متن کامل

The PXI Modular Instrumentation Architecture

This paper is a technology review of PXI. It describes the basic PXI architecture and looks in more detail at the features of the slot 2 timing and triggering module. 1. Objectives of the PXI Standard PXI was created in response to the needs of a variety of instrumentation and automation users who require ever increasing performance, functionality, and reliability from compact rugged systems th...

متن کامل

Latch Divergency In Microprocessor Failure Analysis

This paper presents an approach for analysis of system state differences observable through the scan chain for the debug of functional failures. A novel methodology for Latch Divergence Analysis (LDA) is proposed for creating stable failure signatures and reducing system noise. The methodology and processing flow have been integrated into the normal debug flow for the UltraSPARCTM family proces...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002